

09-18 00

A

Customer No. 20350 09/14/00
 TOWNSEND and TOWNSEND and CREW LLP
 Two Embarcadero Center, 8th Floor
 San Francisco, California 94111-3834
 (415) 576-0200

**ASSISTANT COMMISSIONER FOR PATENTS
 BOX PATENT APPLICATION
 Washington, D.C. 20231**

Sir:

Transmitted herewith for filing under 37 CFR 1.53(b) is the

- ☐ patent application of
☒ continuation patent application of
☐ divisional patent application of
☐ continuation-in-part patent application of

Inventor(s)/Applicant Identifier: Talbot et al.

For: MEMORY REQUEST REORDERING IN A DATA PROCESSING SYSTEM

☒ This application claims priority from each of the following Application Nos./filing dates:

the disclosure(s) of which is (are) incorporated by reference.

☐ Please amend this application by adding the following before the first sentence: "This application is a ☐ continuation ☐ continuation-in-part of and claims the benefit of U.S. Provisional Application No. 60/_____, filed _____, the disclosure of which is incorporated by reference."

Enclosed are:

Title page

- ☒ 18 page(s) of specification
☒ 11 page(s) of claims
☒ 1 page of Abstract
☒ 11 sheet(s) of ☐ formal ☒ informal drawing(s).
☒ An assignment of the invention to Hyundai Electronics America
☒ A ☒ signed ☐ unsigned Declaration & Power of Attorney
☐ A ☐ signed ☐ unsigned Declaration.
☐ A Power of Attorney by Assignee with Certificate Under 37 CFR Section 3.73(b).
☐ A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27 ☐ is enclosed ☐ was filed in the prior application and small entity status is still proper and desired.
☐ A certified copy of a _____ application.
☐ Information Disclosure Statement under 37 CFR 1.97.
☐ A petition to extend time to respond in the parent application.
☐ Notification of change of ☐ power of attorney ☐ correspondence address filed in prior application.
☒ Microfiche two sheets;
☒ Postcard

**In view of the Unsigned Declaration as filed with this application and pursuant to 37 CFR §1.53(f),
 Applicant requests deferral of the filing fee until submission of the Missing Parts of Application.**

DO NOT CHARGE THE FILING FEE AT THIS TIME.

☐ A check for \$_____ is enclosed.

NO extra copies of this sheet are enclosed.

Telephone:
 (415) 576-0200

Facsimile:
 (415) 576-0300

Attorney Docket No. 0939A-036911US

"Express Mail" Label No. EL630584752US

Date of Deposit: September 14, 2000

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above, addressed to:

Assistant Commissioner for Patents
 Washington, D.C. 20231

By:

Ron Anton

Respectfully submitted,
 TOWNSEND and TOWNSEND and CREW LLP

Kim Kanpaki
 Kim Kanpaki, Ph.D.
 Reg. No.: 37,632
 Attorneys for Applicant

PATENT APPLICATION

Memory Request Reordering In A Data Processing System

Inventors: Gerry R. Talbot
280 Holdenwood Road
Concord, MA 01742-4915
Citizenship: United Kingdom

Austen J. Hypher
3 Central Avenue
Newton, MA 02160-1706
Citizenship: United Kingdom

Assignee: Hyundai Electronics America
510 Cottonwood Drive
Milpitas, California 95035
A California Corporation

Entity: Large

TOWNSEND and TOWNSEND and CREW LLP
Two Embarcadero Center, 8th Floor
San Francisco, California 94111-3834
(415) 576-0200

Patent Title

5

STATEMENT OF RELATED APPLICATIONS

This patent application claims priority from U.S. Provisional Application No. 60/031,063, filed 11/15/96. The contents of the provisional application are herein incorporated by reference.

SOURCE CODE APPENDIX

A microfiche appendix of source code for the address reordering portion of a preferred embodiment are filed herewith. A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

BACKGROUND OF THE INVENTION

The present invention relates to data processing systems with memory subsystems. More particularly, the present invention relates to controlling requests to memory subsystems so as to maximize bandwidth and concurrency, thereby increasing overall memory subsystem and data processing system speed.

In modern data processing systems, the speed of memory subsystems can be a major limiting factor on overall system speed. The memory bottleneck exists because a memory access is typically much slower than the speed at which computer processors and data buses can generate and convey memory access requests. The slow speed of memory access is particularly felt when there is a read request, as opposed to

a write request, because a read request indicates that a requesting processor may be waiting for data.

The bottleneck caused by low memory speed becomes even more severe as the speed of computer processors increases at a faster rate than the speed of common memory components. The memory bottleneck is also exacerbated as computer system and network architectures are introduced that contain multiple processors which share a memory subsystem.

One conventional approach to alleviate the memory bottleneck is to use data caching, perhaps at various levels within the data processing system. For example, portions of data in a slow, cheap disk memory subsystem may be copied, or "cached," into a faster system RAM (random access memory) subsystem. Portions of data in system RAM may in turn be cached into a "second-level" cache RAM subsystem containing a small amount of expensive, even faster RAM. Portions of data may also be cached into yet faster "first-level" cache memory which may reside on the same chip as a processor. Data caching is a powerful technique to minimize accesses to slower memory. However, at some point, the various levels of memory still need to be accessed. Therefore, whether or not caching is employed, techniques to speed up memory access are still needed.

Attempts to speed up memory access have included the organizing of memory into multiple banks. Under this memory architecture, as a first bank of memory is busy servicing a request to access a memory location in the first bank, a second, available bank can begin servicing the next memory access request if the next request targets a memory location in the second bank. Memory locations may be interleaved among the banks, so that contiguous memory addresses, which are likely to be accessed sequentially, are in different banks.

A problem with the conventional use of memory banks is that successive access requests will still sometimes target addresses within a common bank, even if addresses are interleaved among the banks. In this situation, a conventional memory subsystem must still wait for the common bank to become available before the memory subsystem can begin

servicing the second and any subsequent requests. Such a forced wait is wasteful if a subsequent third access request could otherwise have begun to be serviced because the third request targets a different, available memory bank.

5 Furthermore, merely organizing memory into interleaved banks does not address the extra urgency that read requests have versus write requests, as discussed above.

What is needed in the art is a way to control access to memory subsystems so as to maximize bandwidth and
10 concurrency by minimizing the amount of time that memory requests must wait to be serviced. In particular, a way is needed to allow a memory subsystem to begin servicing a request to access an available memory location even if a preceding request cannot yet be serviced because the preceding
15 request targets an unavailable memory location. Furthermore, a way is needed to give extra priority to read requests, which are more important than write requests, especially in "posted-write" systems in which processors need not wait for a memory write to fully complete before proceeding to the next task.

20 SUMMARY OF THE INVENTION

The present invention provides method and apparatus for increasing the speed of memory subsystems by controlling the order in which memory access requests are scheduled for
25 service.

According to one embodiment of the invention, a method is provided for reordering a plurality of memory access requests, the method including steps of accepting the plurality of requests; selecting a request to access an
30 available memory location, from the plurality of requests; and scheduling the selected request.

According to another embodiment of the invention, the step of selecting a request to access memory includes steps of determining whether a read request to access an available memory location exists, among the plurality of requests, and if so, selecting a read request to access an available memory location; and if not, selecting a non-read request to access an available memory location.

A further understanding of the nature and advantages of the present invention may be realized by reference to the remaining portions of the specification and the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a computing system in which the present invention may be embodied.

Fig. 2A is a high-level block diagram showing a multiple-processor embodiment of the present invention.

Fig. 2B is a high-level block diagram showing a multiple-processor embodiment of the present invention that includes dual, bridged memory buses.

Fig. 3A is a schematic diagram illustrating the ordering of requested memory operations according to the prior art, shown with requested read operations.

Fig. 3B is a schematic diagram broadly illustrating ordering of requested memory operations in the present invention, shown with requested read operations.

Fig. 4 is a block diagram of an embodiment of the present invention.

Fig. 5 is a flowchart illustrating request scheduling in embodiments of the present invention.

Fig. 6 is a flowchart illustrating request scheduling in read-favoring embodiments of the present invention.

Fig. 7 is a circuit block diagram illustrating an embodiment of the present invention.

Figs. 8A and 8B are flowcharts illustrating request scheduling in the read/write scheduler of Fig. 7.

Figs. 9A, 9B, and 9C are flowcharts illustrating read/write preference generation in the preference generator of Fig. 7.

DESCRIPTION OF SPECIFIC EMBODIMENTS

The present invention is directed to controlling the order in which requested memory operations are scheduled in a data processing system.

Fig. 1 is a simplified block diagram of a computing system 101 in which the present invention may be embodied. The computing system configuration illustrated at this high level is standard, and as such, Fig. 1 is labeled "Prior Art." However, a computing system such as system 101, if it includes the present invention for managing access to memory, is not prior art. In accordance with known practice, the computing system 101 includes one or more processors 105 that communicate with a number of peripheral devices via a bus subsystem 111. These peripheral devices typically include memory subsystems such as a random access memory (RAM) subsystem 107 and a disk memory subsystem 109, input facilities such as a keyboard 104 or a mouse 105, and output facilities such as a display 102. Other typical peripheral devices, not shown, include printers, tape memory subsystems, remote, networked server memory subsystems, etc.

In the present context, the term "bus subsystem" is used generically so as to include any mechanism for letting the various components of the system 101 communicate with each other as intended. For example, even though the bus subsystem 111 is shown schematically as a single bus, a typical computing system would have a number of "buses," such as a local bus, one or more expansion buses, serial ports, parallel ports, network connections, etc. In general, components of the computing system 101 need not be at the same physical location.

Fig. 1 is representative of but one type of computing system for embodying the present invention. It will be readily apparent to one of ordinary skill in the art that many computing system types and configurations are suitable for embodying the present invention.

Fig. 2A is a block diagram showing a multiple-processor embodiment 201 of the present invention. The data processing system 201 includes a number of processors, P1-P4, labelled 203, 204, 205, and 206, respectively. The processors are coupled to a memory bus 215. The memory bus 215 is coupled to a memory subsystem 216 through a request reordering unit 214.

004760 89029560

The processors P1-P4 generate requests for the memory subsystem 216 onto the memory bus 215. The request reordering unit 214 accepts the requests from the memory bus 215 and schedules the requests according to techniques of the present invention, as will be described below. In some embodiments, the memory bus 215 is an Intel P6 bus; the number of processors is four or less; and the processors are Intel Pentium Pro-compatible processors.

Fig. 2B is a block diagram showing a multiple-processor embodiment of the present invention that includes dual, bridged memory buses. The data processing system 202 includes a number of processors, P1-P8, labelled 223, 224, . . . , and 230, respectively. The processors P1-P4 are coupled to a first memory bus 211. The processors P5-P8 are coupled to a second memory bus 212. The two memory buses 211 and 212 are bridged by a controller/crossbar switch 213 that performs switching among the two buses and a third bus 215. The third bus 215 is coupled to a memory subsystem 216 through a request reordering unit 214. The buses 211, 212, and 215 may be thought of as belonging to a bus subsystem.

The controller/crossbar switch 213 performs coherency checking and routes instructions required to reflect operations from one of buses 211 and 212 to the other. The processors P1-P4 generate requests for the memory subsystem 216 onto the first memory bus 211. The processors P5-P8 generate requests for the memory subsystem 216 onto the second memory bus 212. The controller/crossbar switch 213 routes memory requests from the two memory buses 211 and 212 to the third bus 215. The request reordering unit 214 receives requests from the third bus 215 and schedules the requests according to techniques of the present invention, as will be described below. In some embodiments, the memory buses 211 and 212 are each Intel P6 buses; the number of processors coupled to each memory bus is four or less, and the processors are Intel Pentium Pro-compatible processors.

Fig. 3A is a schematic diagram illustrating the ordering of requested memory operations according to the prior art, such as discussed in the Background section. For

simplicity of illustration only, all shown requested operations are read operations. In Fig. 3A, a plurality of requested memory operations 303, each including a target memory address, are presented to a memory subsystem 216 by a portion 301 of a data processing system. The requests/memory addresses are in an order A110, A104, A99, A50, A2, and A1, labelled 305, 306, . . . , and 310, respectively.

The memory subsystem 216 begins executing each requested operation in order. If the target memory address of a requested operation is available, then the memory subsystem 216 begins executing the requested operation. If not, the memory subsystem waits for the target memory address to become available. This wait may be wasteful in situations such as described in the Background section in which a subsequent requested operation targeting an available address could otherwise begin to be serviced.

Data requested by the requested operations 303 are returned 322 in an order 312 that corresponds to the order of the requested operations 303. In this example, the order 312 of data is D110, D104, D99, D50, D2, and D1, labelled 315, 316, . . . , and 320, respectively.

Fig. 3B is a schematic diagram broadly illustrating reordering of requested memory operations in the present invention. For simplicity of illustration only, all shown requested operations are read operations. In Fig. 3B, a plurality of requested operations 303, each including a target memory address, are presented by a portion 301 of a data processing system.

The requests/memory addresses 303 are in an initial order of A110, A104, A99, A50, A2, and A1, labelled 305, 306, . . . , and 310, respectively. These requested operations are submitted 323 to a memory subsystem 216 according to a new ordering 311 for sequential execution. The reordering is performed according to techniques discussed below so as to minimize waiting in the memory subsystem 216 caused by target addresses' not being available. The order of requests/addresses are optimized 311 in this example into an order of A99, A110, A1, A104, A2, and A50.

Data are read 324 from the memory subsystem 216 in the optimized order of D99, D110, D1, D104, D2, and D50. These data are then reordered 313 into an order 312 of D110, D104, D99, D50, D2, and D1, labelled 315, 316, . . . , 320, respectively. The reordered data ordering correspond to the initial request ordering. The reordered data are returned 322. Because data are returned 322 according to the initial request ordering, entities, e.g., processors, not shown, which request memory operations need not be aware of the order in which requested operations were actually executed by the memory subsystem 216.

In Fig. 3B, only requested read operations were shown for ease of illustration. In general, requested operations may also be write operations. Data for writes must be reordered along with the write requests/addresses themselves. In general, steps should be taken to prevent the situation that a requested write followed by a requested read to the same address is reordered so that the read is performed before the write. Such a reordering should be avoided because it would cause the read to return incorrect data. One way to prevent the incorrect reordering is to have the portion 301 of the system not issue write requests followed by read requests until it can be deduced that the write request has already been scheduled. Another way is to allow the portion 301 of the system to issue requests without restriction, and then to actively prevent the situation during the reordering process itself. In the latter way, entities, e.g., processors, not shown, which request the memory operations need not be aware that reordering takes place at all.

Fig. 4 is a functional block diagram of a data processing system 401 embodying the present invention. A portion 301 of the system issues memory access requests 303 and "W" data 403 associated with certain of the requests 303. "W" data are data associated with requested memory operation(s), including data to be written to target memory location(s). The requests 303 and "W" data 403 may issue for example from a bus subsystem (not shown) in the portion 301 of

Within a request reordering unit 214, an address reordering subunit 311 receives the requests 303 and temporarily stores them in a buffer. In embodiments of the invention, the address reordering subunit 311 receives the requests 303 via an optional collision detector 404. Upon entering the address reordering subunit 311, the requests 303 may have an initial ordering. The address reordering subunit 311 submits the requests to a memory subsystem 216 in a new ordering 408 of the requests according to techniques discussed below.

The memory subsystem 216 fulfills the requests and returns any resulting "R" data 412 to the request reordering unit 214. "R" data are data resulting from requested memory operation(s), including data read from target memory location(s).

Embodiments of the invention of Fig. 4 typically operate in an ongoing, run-time, dynamic manner. The request reordering unit 214 dynamically accepts new requests and

corresponding "W" data. The request reordering unit 214 dynamically submits requests and corresponding "W" data to the memory subsystem 216 according to an optimal new ordering 408 for requests and 410 for corresponding "W" data. The request reordering unit 214 dynamically receives, reorders, and returns "R" data from the memory subsystem 216.

The collision detector 404 of some embodiments of the present invention implements one method for ensuring that reads from an address do not happen until any earlier writes to that address have completed. By so ensuring, the collision detector 404 prevents request reordering from causing the problem discussed above of prematurely and erroneously reading from an address. The collision detector 404 operates as described in the next paragraph to prevent request sequences that can cause the problem discussed above from entering the address reordering subunit 311 in the first place. Other ways for preventing the problem of premature reading would be apparent, based on the teachings herein. For example, in embodiments of the invention that do not have the collision detector 404, the address reordering subunit 311 itself could monitor request sequences and refrain from reversing the order of a write request followed by a read request to the same address.

In the collision detector 404, target addresses of incoming read requests are checked against addresses of all write requests waiting in the address reordering subunit 311. If a read request matches one of the write requests' addresses then that read request is stalled to prevent it from entering the address reordering subunit 311. When the matching write request eventually exits the address reordering subunit 311, on the way to the memory subsystem 216, the "collision" disappears and the read request is allowed to enter the address reordering subunit 311.

Upon entering the request reordering unit 214, the requests may have default priorities that define an initial ordering of the requests. By establishing a new ordering of the requests, the present invention assigns new priorities to

the requests. Those requests targeting currently available addresses are assigned high priority.

The requests' default priorities may be determined by arbitrary criteria or heuristic rules. In an embodiment of the invention, older requests are defined as having higher priority than newer requests. The age of a request may be determined, for example, by the time at which the request was issued, the time at which the request is received, or a timestamp associated with the request. In another embodiment of the invention, the default priority is determined by a priority field associated with the request. The default priority may also be influenced by the identity of the entity, e.g., processor, which originally generated the request.

In embodiments of the present invention, the request reordering unit 214 is implemented in software to be executed on a processor. In embodiments of the present invention, the software is stored on a computer program product that includes a computer-readable storage medium. Computer-readable storage media include read only memory (ROM), programmable read only memory (PROM), CD-ROM, hard disk, etc. In embodiments of the present invention, the request reordering unit 214 is configurable by software.

Fig. 5 is a flowchart illustrating request reordering in the address reordering subunit 311 according to embodiments of the present invention. Fig. 5 is discussed while maintaining reference to Fig. 4. In the embodiments according to Fig. 5, the address reordering subunit 311 determines in step 502 whether a request, of the requests buffered in the reordering subunit 311, targets an available address. If so, 503 the reordering subunit 311 schedules in step 504 such a request into the new ordering 408, and causes the data reordering subunit 406 to schedule 410 any corresponding "W" data accordingly. The scheduled request is removed in step 504 from the address reordering subunit 311. In a preferred embodiment of the invention, the address reordering subunit schedules in step 504 a request that has highest default priority among requests targeting available addresses.

Scheduling a request means that the request is entered into a queue of requests for delivery to the memory subsystem 216. In a preferred embodiment of the invention, the length of the queue is zero, and requests are submitted to the memory subsystem 216 as soon as they are scheduled.

In embodiments of the invention, the memory subsystem includes banks of memory, and a memory address is available when the bank in which it exists is available. In embodiments of the invention, the memory subsystem includes banks of memory with interleaved addresses, and a memory address is available when the bank in which it exists is available. The present invention is especially suited to controlling accesses to memory subsystems that include banks of memory. The present invention is also especially suited to controlling accesses to memory subsystems that include banks of memory with interleaved addresses. The present invention is also especially suited to controlling accesses to such memory subsystems that are semiconductor memory subsystems or memory subsystems of similar or higher speed.

Fig. 6A is a flowchart illustrating request scheduling in embodiments of the present invention that favor read requests over write requests. As discussed in the Background section, it is particularly important to handle read requests as quickly as possible because a read request indicates that a requesting processor may be waiting for data. Therefore, a read request is a more-critical type of request than other operations, e.g., a write operation. Fig. 6A is discussed while maintaining reference to Fig. 4.

In the embodiments according to Fig. 6A, the address reordering subunit 311 first determines in step 610 whether a read request, of the requests buffered in the reordering subunit 311, targets an available address. If so, 611 the address reordering subunit 311 schedules in step 612 such a read request into the new ordering 408. In a preferred embodiment of the invention, the address reordering subunit schedules in step 612 a request that has highest default priority among read requests targeting available addresses.

The scheduled read request is removed from the reordering subunit 311 in step 612.

If step 610 determines that no read request in the reordering subunit 311 targets an available address, 613 the reordering subunit 311 determines in step 614 whether a write request of the requests in the reordering subunit 311 targets an available address. If so, 616 the address reordering subunit 311 schedules in step 618 such a write request into the new ordering 408, and causes the data reordering subunit 406 to schedule 410 any corresponding "W" data accordingly. In a preferred embodiment of the invention, the address reordering subunit schedules in step 618 a request that has highest default priority among write requests targeting available addresses. The scheduled write request is removed from the reordering subunit 311 in step 618.

In many memory subsystems, a write request cannot be scheduled immediately after a read request is scheduled because of potential bus contention in the memory subsystem between the write data entering the memory subsystem and the read data exiting the memory subsystem. When the present invention is used to control access to such memory subsystems, this possible contention should be taken into account. One way to prevent possible contention is to modify step 614 to ask not only whether a write request exists that targets an available address, but also whether the write data path is clear. The write-path may be determined to be clear, for example, if the previously scheduled request was not a read request or if a sufficient time gap has been ensured between the execution time of the previously scheduled request and that of the write request in question. Only if a write request exists and the write-path is clear 616 would the write request be scheduled in step 618.

In memory subsystems as described in the previous paragraph, time is lost during bus turnarounds, or rapid transitions from handling a read request to handling a write request. In order to reduce the amount of time lost, embodiments of the present invention include the optional burst-write step 620 after step 618 to minimize bus

00460:8929560

turnarounds. The burst-write step 620 implements the behavior that, once a write request is scheduled, in step 618, then a burst of write requests are successively scheduled in step 620. In this sense, write requests are a "burstable" type of operation because they benefit from being grouped together.

Fig. 6B is a flowchart illustrating the burst-write step of Fig. 6A. Fig. 6B is largely self-explanatory. As can be seen, write requests to available addresses are scheduled in step 622 until either 624 no more write requests exist that target available addresses or 626 a predefined number X of write requests have been scheduled in the current burst and a read request exists that targets an available address. In an embodiment of the present invention, the number X is adjusted based on system requirements. In a preferred embodiment of the present invention, the number X is programmable. For example, the value of X might be stored in a register by a software program, dip switches, or the like. A value of four for X has been found to work well in an embodiment of the invention with eight Intel Pentium Pro processors as shown in Fig. 2B.

Fig. 7 is a circuit block diagram illustrating an embodiment 701 the present invention that controls requests to an interleaved multi-bank memory system. In Fig. 7, a bus 111 sends memory requests to the input end 705 of a shift buffer called the request buffer 703.

The request buffer 703 has a number of elements, such as element 705, that can each store one request. A buffer with eight elements has been found to be suitable in an eight-Pentium Pro processor embodiment of the present invention. Within an element, a request is stored as a "type" 707, an "ID" 709, and a "bank" 711. A request's type 707 may take values of "read" or "write." A request's ID 709 specifies the target address of the request. In an embodiment of the invention, a request's ID is not itself an address, but is an index, i.e., pointer, into an address buffer (not pictured) that holds addresses. A request's bank 711 is the bank of memory to which the target address belongs. Each

element also contains a "valid" bit 713 that tells whether that element currently contains a request.

The request buffer 703 is coupled receive information from a memory controller 715 indicating which banks of memory are currently available for reads 717 or for writes 719. Based on the information regarding which banks are available, the request buffer determines which of the requests target available addresses. The request buffer 703 presents 721 all read requests targeting available addresses to a read MUX 723. The request buffer 703 presents 725 all write requests targeting available addresses to a write MUX 727.

The read MUX 723 presents the oldest read request 729 of the target-available read requests 721 to a read/write scheduler 731. The read MUX 723 also generates an "available read" flag 735 that indicates existence of the oldest target-available read request 729. The read/write scheduler 731 and a preference generator 737 receive the "available read" flag 735.

The write MUX 727 presents the oldest write request 733 of the target-available write requests 725 to the read/write scheduler 731. The write MUX 727 also generates an "available write" flag that indicates existence the oldest target-available write request 733. The read/write scheduler 731 and the preference generator 737 receive the "available write" flag 739.

The read/write scheduler 731 and the preference generator 737 together implement the reordering rules of the embodiment 701. At a high level, the reordering rules of the embodiment 701 are as described above in connection with Figs. 6 and 6B.

The preference generator 737 determines a current preference 741 for read requests or a current preference 743 for write requests, as will be described below. Based in part on the current preference, the read/write scheduler 731 schedules 745 either the oldest target-available read request 729 or the oldest target-available write request 733, as will be described below. Once a request is scheduled 745, the

00460-89029560

memory controller 715 accepts the request, and the preference generator 737 and a shift controller 751 are made aware of whether a read 747 or a write 749 request was just scheduled.

The shift controller 751 is coupled to know the contents of the request buffer 703. After a request has been scheduled, the shift controller 751 removes that request from the request buffer 703. To do this, the shift controller 751 performs two functions. First, the shift controller 751 deduces which request was the one that was just scheduled by identifying the oldest target-available request that matches the type of request just scheduled (*i.e.*, read type 747 or write type 749). Second, the shift controller 751 instructs the request buffer 703 to shift all requests older than the just-scheduled request by one element, away from the input end 705 (*i.e.*, newer end) of the request buffer 703.

As mentioned above, the request buffer 703 is constructed as a shift register, with a younger end 705 and an opposite, older end 706. Age of entry of requests into the buffer 703 necessarily increases from the younger end 705 toward the older end 706. Flow within the request buffer 703 is controlled using the following rules for each element X of the buffer, applied simultaneously to all elements. The effect of these rules is that the request buffer 703 shifts its contents to fill unoccupied elements, thereby maximizing availability of younger elements for filling at the younger input end 705.

- Rule 1: if element X, or an older element is unused then the content of element X is replaced by the content of the adjacent, younger element.
- Rule 2: if element X, or an older element, is being scheduled to go the memory system then the content of element X is replaced by the content of the adjacent, younger element.
- Rule 3: if the conditions of both Rule 1 and Rule 2 are false then the content of element X remains unchanged.

The embodiment 701 assumes that no active write request to an address is followed by an active read request to

001100 13025560

As can be seen from Fig. 9C, once a current preference for writes 743 is asserted, it will remain asserted 917 until either no target-available write request exists 919 or a predetermined number X of writes has been consecutively written 921. A value of four for X has been found to work

well in an eight-Pentium Pro embodiment of the present invention.

While the above is a complete description of specific embodiments of the invention, various modifications, alternative constructions, and equivalents may be used. Therefore, the above description should not be taken as limiting the scope of the invention as defined by the claims and their full scope of equivalents.

SOURCE CODE APPENDIX

The microfiche source code appendix includes source code to implement one instantiation of the present invention. The source code is in the Verilog hardware description language which is used in industry to describe circuits. When compiled with a suitable compiler, the source code allows simulation of the invention. Suitable compilers include Turbo-Verilog, available from Cadence Design Systems, which will run on, for example, a Sparc workstation from Sun Microsystems. The subset of Verilog used in the source code allows synthesis into gates, using standard synthesis tools from Synopsys, Inc., and thence embodiment into the integrated circuit (IC) technology of choice.

00460:89029500

WHAT IS CLAIMED IS:

1. In a data processing system, a method for reordering a plurality of memory access requests, the method comprising steps of:

accepting the plurality of requests;
selecting a request to access an available memory location, from the plurality of requests; and
scheduling the selected request.

2. The method of claim 1, wherein the step of selecting a request comprises a step of selecting an oldest request, of the plurality of requests, that requests access to an available memory location.

3. The method of claim 2, wherein the oldest request is oldest according to an order in which the plurality of requests were accepted in the accepting step.

4. The method of claim 2, wherein the oldest request is oldest according to time fields associated with the plurality of requests.

5. The method of claim 1,
wherein the step of selecting a request comprises steps of:

determining whether a read request to access an available memory location exists, among the plurality of requests;

selecting a read request to access an available memory location, if the determining step determines that a read request exists; and

selecting a non-read request to access an available memory location, if the determining step determines that a read request does not exist.

6. The method of claim 5, wherein:

00460 8902950

the step of selecting a read request comprises a step of selecting a read request to access an available memory location according to an original ordering of the plurality of operations; and

the step of selecting a non-read request comprises a step of selecting a non-read request to access an available memory location according to an original ordering of the plurality of operations.

7. The method of claim 5 further comprising steps of:
determining whether the selected request is a write request; and

after the step of scheduling the selected request, successively scheduling at least one write request from the plurality of requests, if the selected request is determined to be a write request.

8. The method of claim 7, wherein the step of successively scheduling at least one write request comprises steps of:

counting write requests that have been successively scheduled; and

successively scheduling write requests until a predefined maximum number of write requests has been counted in the counting step.

9. The method of claim 7, wherein the step of successively scheduling at least one write request comprises steps of:

determining whether a write request upon an available memory location exists among the plurality of requests; and

stopping the scheduling of write requests if a write request upon an available memory location is determined not to exist.

004760-89023950

10. The method of claim 7, wherein the step of successively scheduling at least one write request comprises steps of:

counting write requests that have been successively scheduled;
determining whether a write request upon an available memory location exists among the plurality of requests; and
stopping scheduling of write requests upon one of the following occurrences:
a predefined maximum number of write requests has been counted in the counting step, and
a write request upon an available memory location is determined not to exist.

11. The method of claim 7, wherein at least one request from the plurality of requests produces a return value, the method further comprising steps of:

collecting return values of requests of the plurality of requests; and
ordering the collected return values according to an original ordering of the plurality of requests.

12. The method of claim 7, wherein the step of accepting the plurality of requests includes a step of dynamically accepting new memory access requests into the plurality of requests.

13. The method of claim 5, wherein at least one request from the plurality of requests produces a return value, the method further comprising steps of:

collecting return values of requests of the plurality of requests; and
ordering the collected return values according to an original ordering of the plurality of requests.

14. The method of claim 5, wherein the step of accepting the plurality of requests includes a step of dynamically

004460 89029560

accepting new memory access requests into the plurality of requests.

15. The method of claim 5, wherein the step of selecting a non-read request comprises a step of determining whether a write path is clear.

16. The method of claim 1, wherein at least one request from the plurality of requests produces a return value, the method further comprising steps of:

collecting return values of requests of the plurality of requests; and

ordering the collected return values according to an original ordering of the plurality of requests.

17. The method of claim 1, wherein the step of accepting the plurality of requests comprises a step of dynamically accepting a new memory access request into the plurality of requests.

18. The method of claim 1 further comprising a step of detecting whether the plurality of requests contains a read request and a write request to a same memory location.

19. The method of claim 18, wherein the ensuring step comprises steps of:

determining whether a write request exists in the plurality of requests that requests access to a same memory location to which access is requested by a new read request;

if it is determined that the write request to the same location does not exist, adding the new read request to the plurality of requests; and

if it is determined that the write request to the same location does exist, delaying adding the new read request to the plurality of requests until the write request to the same location has been scheduled and is no longer in the plurality of requests.

004600-8902960

20. The method of claim 1,
wherein the step of accepting the plurality of requests comprises a step of accepting data associated with the plurality of requests; and
the step of scheduling the selected request comprises a step of submitting data associated with the selected request.
21. The method of claim 1, wherein each memory location is associated with one of a plurality of memory banks, and wherein the step of selecting a request comprises steps of:
identifying a memory location to which access is requested by a request from the plurality of requests;
identifying a memory bank, of the plurality of memory banks, to which the identified memory location corresponds; and
determining whether the identified memory bank is available.
22. The method of claim 1, wherein a module that generates requests of the plurality of requests is not aware of the order of scheduling chosen by the method.
23. The method of claim 1, wherein the step of scheduling the selected request comprises a step of sending the selected request to a memory system for execution.
24. The method of claim 1, wherein the step of scheduling the selected request comprises a step of placing the selected request into a queue.
25. The method of claim 1, wherein the plurality of requests are generated by at least two processors.
26. The method of claim 1, wherein the data processing system includes at least one Pentium Pro processor.

27. The method of claim 1, wherein the data processing system includes at least two P6 buses.

28. In a data processing system, a method for scheduling a plurality of requested memory operations, wherein the requested operations have default priorities, the method comprising steps of:

- accepting the plurality of operations;
- determining whether a particular operation of the plurality of operations operates upon a non-available memory location;
- if the particular operation operates upon a non-available memory location, selecting a requested operation that operates upon an available memory location and has lower default priority than the particular operation, from the plurality of operations; and
- scheduling the selected operation.

29. The method of claim 28, wherein the step of selecting an operation comprises a step of selecting an operation with highest default priority among operations that operate upon available memory locations, from the plurality of operations.

30. The method of claim 29, wherein a requested operation's default priority is determined by its age, wherein any one operation has higher default priority than any operation newer than the one operation.

31. The method of claim 28, wherein each requested operation is of a type from a set of types including a more-critical type, and wherein the step of selecting an operation comprises steps of:

- determining whether a more-critical operation exists, among the plurality of operations, that operates upon an available memory location;
- selecting a more-critical operation that operates upon an available memory location, if the

001160-29029960

selecting an operation not of the more-critical type that operates upon an available memory location, if the determining step determines that a more-critical operation does not exist.

33. The method of claim 31, wherein the set of types includes a burstable type, the method further comprising steps of:

after the step of scheduling the selected request, successively scheduling at least one burstable operation from the plurality of operations, if the selected operation is determined to be a burstable operation.

35. The method of claim 28, wherein the set of types includes a burstable type, the method further comprising steps of:

after the step of scheduling the selected request, successively scheduling at least one burstable operation from the plurality of operations, if the selected operation is determined to be a burstable operation.

36. The method of claim 28, wherein at least one operation from the plurality of operations produces a return value, and wherein the plurality of operations have an original ordering, the method further comprising steps of:

collecting return values of operations from the plurality of operations; and

ordering the collected return values according to the original ordering.

37. The method of claim 28, wherein the plurality of operations are generated by at least two processors.

38. The method of claim 28, wherein a module that generates requested operations of the plurality of operations is not aware of the order of scheduling chosen by the method.

39. In a data processing system, a method for ordering a plurality of requested memory operations, the method comprising steps of:

accepting the plurality of operations;

determining whether a particular operation of the plurality of operations operates upon a non-available memory location, and if so, selecting a requested operation newer than the particular operation that operates upon an available memory location from the plurality of operations, the step of selecting a requested operation comprising steps of:

determining whether a read operation exists, in the plurality of operations, that operates upon an available memory location;

if the read operation exists, selecting an oldest operation of read operations that operate upon available memory locations; and

if a read operation does not exist that operates upon an available memory location, selecting an oldest write operation, of the plurality of operations, that operates upon an available memory location; and scheduling the selected operation.

40. The method of claim 39, wherein the step of accepting the plurality of operations includes a step of dynamically accepting new requested memory operations into the plurality of operations.

004760-29029560

41. The method of claim 40, wherein at least one operation from the plurality of operations produces a return value, the method further comprising steps of:

collecting return values of operations from the plurality of operations; and

ordering the collected return values according to the age of their corresponding operations.

42. The method of claim 41, further comprising, after the scheduling step, additional steps of determining whether the selected operation is a write operation, and if it is, successively scheduling a burst of at least one write operation from the plurality of operations.

43. The method of claim 42, wherein each memory location corresponds to one of a plurality of semiconductor memory banks, and wherein the step of selecting a requested operation comprises steps of:

identifying a memory location upon which an operation from the plurality of operations operates;

identifying a memory bank, of the plurality of memory banks, to which the identified memory location corresponds; and

determining whether the identified memory bank is available.

44. In a computing system, a method for assigning priority to memory access requests, wherein an oldest request among the requests has a currently non-available target memory location, the method comprising steps of:

determining current availability of target memory locations of said memory requests; and

assigning high priority to memory access requests having currently available target memory locations.

45. The method of claim 44, wherein the step of assigning high priority comprises steps of:

determining relative ages of requests having currently available target locations; and

assigning higher priority to older requests having currently available target locations than to newer requests having currently available target locations.

46. The method of claim 44,
wherein the step of assigning high priority further comprises a step of determining which of the requests having currently available target locations are read requests; and
wherein the step of assigning higher priority assigning higher priority to read requests having currently available target locations than to write requests having currently available target locations.

47. The method of claim 46, further comprising a step of scheduling the memory access requests according to their assigned priority.

48. The method of claim 47, further comprising, after the scheduling step, steps of:
receiving return values of the requests; and
ordering the return values according to the age of their corresponding requests.

49. In a data processing system, a method for scheduling a plurality of requested memory operations including read operations and write operations, wherein at any time, there exists a current preference that is one of a read preference, a write preference, and an indeterminate preference, the method comprising steps of:

determining the current preference;
determining whether there exists a write operation upon an available memory location among the plurality of operations;

determining whether there exists a read operation upon an available memory location among the plurality of operations;

001160 8302950

Memory Request Reordering In A Data Processing System

ABSTRACT OF THE DISCLOSURE

Memory transactions are carried out in an order that maximizes concurrency in a memory system such as a multi-bank interleaved memory system. Read data is collected in a buffer memory to be presented back to the bus in the same order as read transactions were requested. An adaptive algorithm groups writes to minimize overhead associated with transitioning from reading to writing into memory.

001760 8902950

004760-8905950




Fig. 1
(Prior Art)

0956068-091400

201




Fig. 2A

202




Fig. 2B




Fig. 3A (Prior Art)

004460*2902950




Fig. 3B


[illegible]

Fig. 4




Fig. 5




Fig. 6A




Fig. 6B




Fig. 7




Fig. 8A






Fig 8B






Fig. 9C

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural inventors are named below) of the subject matter which is claimed and for which a patent is sought on the invention entitled: **MEMORY REQUEST REORDERING IN A DATA PROCESSING SYSTEM** the specification of which is attached hereto or X was filed on February 28, 1997 as Application No. 08/808,849 and was amended on May 28, 1997 (if applicable).

I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56. I claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

Country	Application No.	Date of Filing	Priority Claimed Under 35 USC 119
			Yes <input type="checkbox"/> No <input type="checkbox"/>
			Yes <input type="checkbox"/> No <input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code §119(e) of any United States provisional application(s) listed below:

Application No.	Filing Date
60/031,063	November 15, 1996

I claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Application No.	Date of Filing	Status
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned



POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

Dan H. Lang, Reg. No. 38,531
Robert C. Colwell, Reg. No. 27,431
Gary T. Aka, Reg. No. 29,038

Send Correspondence to: Dan H. Lang TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, 8th Floor San Francisco, CA 94111-3834	Direct Telephone Calls to: (Name, Reg. No., Telephone No.) Name: Dan H. Lang Reg. No.: 38,531 Telephone: (415) 326-2400
---	--

Full Name of Inventor 1	Last Name Talbot	First Name Gerry	Middle Name or Initial R.	
Residence & Citizenship	City Concord	State/Foreign Country MA	Country of Citizenship United Kingdom	
Post Office Address	Post Office Address 280 Holdenwood Road	City Concord	State/Country MA	Zip Code 01742
Full Name of Inventor 2	Last Name Hypher	First Name Austen	Middle Name or Initial J.	
Residence & Citizenship	City Newton	State/Foreign Country MA	Country of Citizenship United Kingdom	
Post Office Address	Post Office Address 3 Central Avenue	City Newton	State/Country MA	Zip Code 02160
Full Name of Inventor 3	Last Name	First Name	Middle Name or Initial	
Residence & Citizenship	City	State/Foreign Country	Country of Citizenship	
Post Office Address	Post Office Address	City	State/Country	Zip Code

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Signature of Inventor 1  Gerry R. Talbot	Signature of Inventor 2  Austen J. Hypher	Signature of Inventor 3
Date 17 Sept 97.	Date 17 Sept 97.	Date